

# Jump start your RISC-V project with OpenHW

Mike Thompson (OpenHW Group) Jingliang Wang (Futurewei Technologies)

Steve Richmond (Silicon Labs) Lee Moore (Imperas Software Ltd.)

David McConnell & Greg Tumbush (EM Microelectronic-US)



**OPENHW** GROUP  
— PROVEN PROCESSOR IP —

**imperas**

  
SILICON LABS



**em microelectronic**

A COMPANY OF THE SWATCH GROUP

# Agenda

- OpenHW Verification Environment
- Reference Model
- Step and Compare
- Conclusion
- Future Work
- Questions

2021

DESIGN AND VERIFICATION™

DVCON

CONFERENCE AND EXHIBITION


UNITED STATES

VIRTUAL | MARCH 1-4, 2021

# OpenHW Verification Environment

- Provides a robust, comprehensive simulation environment for the CV32E40P RV32IMCZifencei processor
- Freely available on github at [openhwgroup/core-v-verif](https://github.com/openhwgroup/core-v-verif)
- Industrial-grade verification
  - UVM environment
  - Runs on any commercial SystemVerilog-compatible simulator
  - Complete code coverage
  - Well-defined comprehensive functional coverage
  - Open and complete verification plans

# CORE-V-VERIF Testbench



Most test-runs use "corev-dv", extended from riscv-dv

Same test-program on core and ISS

Verification Plan is the spec for functional coverage model

Re-use Assertions from Design team

Compare all CSRs, GPRs and PC

Async Debug and Interrupts

# Environment

- SystemVerilog Components

- tracer: Reports instructions for checking and register writebacks
- step\_and\_compare: Manages the ISS and checks functionality
- mmram: OBI I/D port stimulus and virtual peripherals
- interrupt\_assert: Properties for interrupt coverage/checking
- debug\_assert: Properties for debug coverage/checking

- UVM Agents

- obi: Monitor/functional coverage for OBI
- debug: Random stimulus of external debug requests
- interrupt: Random stimulus for external interrupts
- rv32isa\_covg
  - Coverage of all RV32IMCZifencei instructions
  - Includes interrupt and debug requests with instruction execution

# Tests

- Directed and random tests supported
  - Directed/custom tests
    - Assembly or C
    - *BSP* package provides test utilities
  - Random tests
    - Built on Google riscv-dv to generate random tests
    - Fully randomize external iterations during random test
      - Interrupt, debug requests
      - OBI I/D RAM stalls
- YAML test specifications
  - Control simulation
    - Run-time plusargs
  - Control random test generation
    - Knobs to instruction set generator

# corev-dv

- Customization layer based on Google riscv-dv
- riscv-dv is included via a *git clone* by make when generating a test
- OpenHW corev-dv extensions
  - Custom configuration for cv32e40p
  - M-mode register fields for cv32e40p interrupts
  - Nested interrupt support
  - Debug ROM stack for more robust debug tests
  - M-mode CSR stimulus with interrupts
  - Numerous directed streams to achieve better ISA coverage, especially around jumps and branches


# Reference Model

Functional  
Coverage

Debug  
Agent

Interrupt  
Agent

Scoreboard



**imperas**  
Reference Model  
SV - DPI Wrapper



# Reference Model Standard Config

Functional  
Coverage

Debug  
Agent

Interrupt  
Agent

Scoreboard

**imperas**

Reference Model

SV - DPI Wrapper

- Reference model is central to the DV plan and overall verification quality
- Imperas reference model covers the envelope of the full RISC-V specification
- OVP model is a binary shared object of a RISC-V CPU model
- Encapsulated into a SystemVerilog module, using SystemVerilog DPI
- Instanced in SystemVerilog design or testbench as a module
- Control interface
- State Interface

# Reference Model Extended Config

Functional  
Coverage

Debug  
Agent

Interrupt  
Agent

Scoreboard

**imperas**  
Reference Model

Custom  
Ext

SV - DPI Wrapper

- Custom Extensions
  - Control & State Registers (CSR)
  - Instructions
- Example: Debug Specification
  - Highly configurable with options, and customizable
  - Many possible subset selections.
  - User configurable

# Reference Model Instruction Execution

Functional  
Coverage

Debug  
Agent

Interrupt  
Agent

Scoreboard

**imperas**  
Reference Model

Custom  
Ext

SV - DPI Wrapper

- Instruction execution continued to retirement
  - State update
- Instruction execution discontinued by exception
  - Synchronous
    - Misaligned load/store
    - Illegal instruction (privileged, unsupported)
  - Asynchronous
    - Interrupts
    - Debug-Request
- Instruction execution to halt
  - WFI

# Reference Model Instruction Execution/Flow

Functional  
 Coverage


Debug  
 Agent

Interrupt  
 Agent


Scoreboard

**imperas**  
 Reference Model Custom  
 Ext


SV - DPI Wrapper



# Reference Model Encapsulation




# Reference Model Debug/Analysis Capabilities




## RTL Debug

clk_to_RTL	[Timing Diagram]		
state	STEP → STEP_RTL	STEP_OVP	STEP_RTL
Step_RTL	[Timing Diagram]		
RTL_retire	Active	Active	
Step_RM	[Timing Diagram]		
RM_retire	Active Active		Active
Compare	Active Active		Active
insn_pc[31:0]	0000012C	00000130	
insn_disas	csrrw x0, x12, 0x341	jal x1, 36124	


## S/W Debug



## S/W Trace



## S/W Analysis




# Step and Compare

- Imperas Reference Model (RM) used in step-and-compare mode
- RTL and RM in sync at an instruction level
- Invaluable for debug
- No modifications to RTL
- Testbench keeps RTL and RM in sync
- Tracer flags testbench that RTL completed an instruction

# Step and Compare

- Implemented as a 4-state State Machine





# Step and Compare Example


```

12c: csrw mepc, a2
130: jal ra, 961c
  
```

converted  
by tracer

```

12c: csrrw x0, x12, 0x341
130: jal x1, 38124
  
```




# Compare

- Compare is done in the COMPARE state
  - PC
  - GPRs
  - CSRs

# GPR Compare

**Issue:** Instructions using the EX WB stage update GPR *after* the RTL retire signal



x8 updates

lw x8, 24(x2) completes

Compare fails

# GPR Compare

**Fix:** Use tracer queue *insn\_regs\_write*

- Contains address/data of any GPR updated in EX WB stage

*insn\_regs\_write*[0].address=8

*Insn\_regs\_write*[0].data=0x364C

Clk_to_RTL	0				
state	STEP_OVP	STEP_R	STEP_OVP	STEP_RTL	STEP_O
Step_RTL	0				
RTL_retire	Inactive	Active	Active		Active
RTL_GPR[8]	'h 00003784	00003784		0000364C	
<i>insn_regs_write</i> [0]	{ 'h 08, 'h 0000364C}				
Step_RM	1				
RM_retire	Inactive	Active		Active	
RM_GPR[8]	'h 00003784	00003784		0000364C	
Compare	Inactive	Active		Active	
insn_pc[31:0]	'h 00001934	000019	00001934		000019
insn_disas	"lw	sw	lw	x8, 24(x2)	lw

*lw* x8, 24(x2)  
 completes

Compare  
 succeeds

# CSR Compare

- At RTL Retire CSRs have updated and are probed directly
- At RM Retire predicted CSRs written to array CSR
- Array CSR traversed at compare event

```
foreach(iss_wrap.cpu.CSR[index]) begin
  csr_val = 0;
  case (index)
    "misa" : csr_val = `CV32E40P_CORE.cs_registers_i.MISA_VALUE;
    "mie"  : csr_val = `CV32E40P_CORE.cs_registers_i.mie_q;
    ...
  endcase
  check_32bit(.compared(index),
              .expected(iss_wrap.cpu.CSR[index]),
              .actual(csr_val));
```

# Conclusion

- CV32E40P RISC-V CPU is fully verified and open source
- Functional and Code Coverage is 100%
- All tests pass

# Future Work

- CVA6
- CV32E4
- CV32E2
- Common Tracer interface for RTL and RM, similar to RVFI
- Google riscv-dv generator as a UVM component

**GET INVOLVED!**

# Questions?