x

Revolutionizing Embedded Software Development

Imperas is now a part of Synopsys

Five Questions: Simon Davidmann - Semiconductor Engineering - Ann Steffora Mutschler

Imperas’ CEO discusses challenges with software development and how things need to change.

Ann Steffora Mutschler sat down with Simon Davidmann, Imperas CEO, and discussed what software engineers want, software development challenges, software reuse, and software quality

The discussion was around five questions:

  • What do software engineers want today?
  • What are some of the biggest challenges that software engineers face today?
  • What about the notion of software reuse?
  • How can software be developed with a higher level of confidence that it is of higher quality?
  • What is the measurement of quality in software?

Follow the link to read the full article.

 

##

Related Resources

There are many Imperas documents available. Some of them are accessed only from the Imperas User site and are available only to Imperas customers under license.

On the OVPworld website there are many documents that introduce the various APIs and technologies developed by Imperas and made available as part of Open Virtual Platforms. Click here for the OVPworld documentation list.

Publicly available Imperas documents:

ARM TrustZone Platform Modeling Application Note

RISC-V Processor Verification: ImperasDV with Synopsys VCS and Verdi Application Note

Using OVP Fast Processor Models with OVPsim and other simulators

Comments

  • Manuel Andreu, Team Lead for Software Development

    Solectrix GmbH

    We were able to easily merge the Imperas simulator into our automated workflow on our build server for both unit and integration testing.  Running our tests with the production binaries on the simulator enabled us to find bugs that were not found when the software was cross compiled to the x86 Windows environment.

  • Dr. Luciano Ost

    Embedded Systems and Communications Research Group, University of Leicester

    The lack of electronic design automation (EDA) tools combining model flexibility, and fast and accurate evaluation of performance, power, and reliability is one of the major challenges currently faced by embedded researchers. Even expensive, commercially available tools don't often meet modeling and simulation needs for emerging technologies.The description of processors – i.e., register or gate-level – is rarely available to universities, and commercial licenses are quite expensive. Having free tools with different state-of-the-art processor models allows the exploration of new system architectures.